As the Mind Flows...
An outlet for Mind to Ramble...
Search This Blog
Tuesday, May 24, 2011
Tech-No!: Clock Gating
Here is an article on Clock Gating basics. This is a SNUG2000 article.
"
Power Reduction Through RTL Clock Gating
"
http://www.eng.auburn.edu/~vagrawal/COURSE/E6270_Fall07/PROJECT/LUO/snug2000.pdf
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
About Me
Pradeep Salla
Person with varied interests. Work in the ASIC field for a Wireless company.
View my complete profile
Friends
Forty-two
Kashmir
8 years ago
Bilious Reflux
House Rules : Gambler's Ruin Part Deux
15 years ago
The Sales Guy
Soo Ra Sang
15 years ago
Tech Blogs
ASIC-System On Chip (SoC)-VLSI Design
Tech Companies Leverage Artificial Intelligence to Increase Engineering Productivity
2 years ago
THE VLSI HOMEPAGE
On Sale! Fluke DSX-5000 Certifier w/ OFP-100-Q OptiFiber SM MM OTDR – AAATesters.com
8 years ago
Cool Verification
The Next Chapter
11 years ago
harry ... the ASIC guy
Please Vote
12 years ago
The Ultimate Hitchhiker's Guide to Verification
Verification Intent Description Language - Thinking out of box
12 years ago
ASIC Verification
Resolved the issue....
13 years ago
Adventures in ASIC Digital Design
Real World Examples #5 – Clock Divider by 5
15 years ago
WWW.TESTBENCH.IN
Chip Design Made Easy
Blog Archive
►
2015
(1)
►
May
(1)
▼
2011
(5)
▼
May
(5)
Tech-No!: Verification Methodologies and Design Pa...
Tech-No!: Clock Dividers
Tech-No!: Clock Gating
Tech-No!: Clock Muxing
Tech-No!: Verification Methodologies and Design Pa...
►
2009
(5)
►
March
(4)
►
February
(1)
►
2006
(7)
►
October
(1)
►
June
(4)
►
May
(1)
►
April
(1)
►
2005
(3)
►
June
(3)
Labels
ASIC Verification
(2)
CDC
(1)
Clock Dividers
(1)
Clock Gating
(1)
Clock Mux
(1)
Clocking
(4)
Design Patterns
(2)
OVM
(2)
Sports Gully
(4)
Tech-No
(8)
No comments:
Post a Comment